The aim of this article is to guide image sensors designers to optimize the analog-to-digital conversion of pixel outputs. The most common ADCs topologies for image sensors are presented and discussed. The ADCs specific requirements for these sensors are analyzed and quantified. Finally, we present relevant recent contributions of specific ADCs for image sensors and we compare them using a novel FOM.
INTRODUCTION
The analog-to-digital conversion of pixels outputs is a very important process that affects the image quality, the frame rate, or it can even impose restrictions to the imager layout. Vision sensor designers are not usually experts in the design of analog-to-digital converters. On the other hand, ADCs designers are sometimes not aware of the special requirements that ADCs must satisfy for pixel output digitization. General purpose ADCs are not suitable for commercial image sensors. Some of their specifications can be oversized leading to unnecessary power or area consumption. On the contrary, if they do not achieve some of the imager requirements for the signal digitalization, they will degrade the image quality. This document is organized as follows: Section.2 compares the different read-out topologies usually employed with image sensors. The special requirements of ADCs are presented and qualified in Section.3. Finally, an overview and a comparison of the performance of recent relevant ADCs for image sensors is provided.
ADC TOPOLOGIES
In this section we are going to discuss the different topologies 1 to digitize pixel outputs. We will study how the conversion speed can be increased by adding more than one ADC per pixel array. 
Global ADCs
The traditional approach was to use a single ADC per sensor. All the pixels outputs were time multiplexed to the input of a global ADC to provide a digital output. The analog-to-digital frequency conversion of an entire frame, f conv , is given by the following equation:
where M and N are the number of pixels per row and column respectively, τ ADC is the ADC sampling time (τ ADC = 1/f s ), τ RO is the time required to send one bit out of the chip, which depends of the master clock frequency, n bits is the number of bits per sample, and n parallel is the number of parallel digital outputs. The ADC usually was integrated on chip to maximize the frame rate and reduce the FPN.
Column parallel ADCs
The demand of commercial sensors with high resolution and high frame rates requires to reduce significantly the time dedicated to read out the pixel outputs. Under these requirements, global ADCs are not practical and have been deprecated during the last years. Obviously, by increasing the number of ADCs working in parallel with different groups of pixels, the frame read-out time will be reduced.
For simplicity, by placing one ADC per column, all the pixels of one row can be sampled and read out simultaneously. This approach has a twofold benefit: the frame read-out speed is increased significantly and the requirements for the conversion time are less restrictive. The frequency of the frame analog-to-digital conversion is almost M times faster:
The main challenges are the area requirements for the ADC. The ADC width should be lower than the pixels pitch. The power consumption should be low because the number of ADCs will be increased significantly. Another issue to take into account with multiple ADCs per sensor is the output data flow. We should have circuitry to store and send out all the ADCs outputs. External devices connected to our sensor should also be able to digest the output bit stream.
Pixel-level Analog-to-digital Conversion
Some authors [2] [3] [4] propose digital pixel sensors (DPS) with integrated ADCs into each pixel. The DPS performance takes advantage of the CMOS scaling-down properties. The idea is simple: each pixel has a dedicated ADC and provides an independent digital output, increasing considerably the read-out speed. In this case, the conversion frequency is given by
Although the conversion speed is higher, there are important drawbacks. This method reduces the pixels fill factor. It also requires massive parallel circuitry capable of reading the large amounts of data. We assume for the computation that, M = N , τ ADC = 1µs, τ RO = 10ns, and n bits = n parallel = 12. These values correspond to standard modern ADC features (see Section.4 for more details). The value of f conv is always higher using multiple ADCs. For arrays with a low number of pixels, the DPS topologies achieve the highest speed. However, for large pixel arrays, this topology offers the same performance that the column parallel topology. For this reason, DPS are usually aimed for high speed image sensors applications with low resolution arrays.
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Future integrations
The development of 3D technologies with stacked and interconnected dies opens new possibilities to increase the read-out speed without reducing the fill factor. One entire die (tier) could be dedicated for analog-to-digital conversion. Ideally, the photo-active area could be placed on the top level and ADCs could be placed below it. In such topology, f conv is given by,
where N adc is the number of ADCs on the bottom tier.
ADC REQUIREMENTS FOR IMAGE SENSORS
ADC designers are usually concerned about resolution, speed, and power. As we will discuss, an ADC for image sensors does not need to satisfy strict requirements, but it is desirable to optimize its design to save area and power consumption while maximizing the conversion speed.
ADC resolution
The first question that we can try to answer is how many grey levels can our eye visualize. The DICOM standard sets a maximum of 450 grey levels for display representation. This means that 9 effective bits resolution is enough for an ADC conversion of the pixel outputs. This is not a very restrictive ADC resolution requirement, taking into account the average bit resolution of the reported ADCs currently. ADCs for image sensors usually employ 10 or more effective bits. The photon shot-noise of image sensors can even be exploited to relax the requirements of quantization noise introduced by ADCs depending on illumination values, 5 as is shown in Fig.2 .
Random noise
Another feature to take into account is the random noise introduced by the converter. It can be expressed in volts, but image sensor designers usually express it in e − related to the full well capacity of the vision sensor. Random noise provokes column fixed-pattern noise (FPN). This is a mismatch introduced by the different column ADCs in a column parallel read-out topology. If the different ADCs connected to each column introduce mismatch, we will perceive column variations of the grey levels when the array is illuminated with uniform illumination. As previously mentioned, humans can detect 0.5% change in mean intensity.
6 Fig.3 illustrates the effect of FPN in a column parallel read-out topology.
Area
The area requirements are restrictive for image sensors. If we employ one ADC per column, the ADCs pitch must be equal or lower than the pixel pitch. This limits in many cases the type of ADC that we can use. Nowadays we can find very fine pixel pitches below 1µm in commercial image sensors.
Speed
The speed of the analog-to-digital conversion is an important parameter to consider. The ADC sampling frequency, f s = 1/τ ADC , should be higher than:
Where F R is the target frame rate, N ADC is the number of ADCs shared by all the pixels, τ RO is the amount of time to send one bit out the chip, and n parallel is the number of digital outputs. Nowadays, for high resolution image sensors usually N ADC > 1. The maximum speed can be achieved when an ADC per pixel is implemented. Therefore, there is a trade-off between read-out speed, pixel complexity, and output sensor throughput.
Power Consumption
Since most of image sensors are used in mobile devices, power consumption has become an important drawback. Nowadays the dominant component of energy dissipation in CMOS image sensors with column-parallel ADCs is ADC conversion followed by output read-out. 7, 8 Hence, there is a trade-off between conversion speed and consumption. Power consumption in CMOS image sensors increases at least linearly in resolution and frame rate.
STATE-OF-THE-ART
We summarize in Table. 1 some relevant ADCs recently reported. All of them are targeted for image sensors with column parallel read-out. In order to compare them, we defined a new FOM for ADCs for imagers: The FOM was written in the "lower-is-better" form to simplify comparison. It rewards the number of bits, N bits , and the sampling frequency, f s . It penalties the random noise, N s , of the ADC (expressed in V rms ), the power, P , and the minimum pixel width that can read out, P itch. Comparing the FOM values, SAR and cyclic ADCs offer very good performance. Slope ADCs perform worse, but are still frequently used due to their simplicity and the possibility of implementing them using very low pitches. Σ∆ converters and hybrid architectures with them also offer good performance.
CONCLUSIONS
Some guidelines to optimize the pixel analog-to-digital conversion are given. The document addresses how the read-out speed is increased by placing different number of ADCs operating in parallel. Moreover, the requirements that an ADCs for image sensors must satisfy have been described and quantified. Furthermore, a FOM to compare different ADCs for image sensors has been defined. Finally, the performance of recent relevant ADCs for image sensors have been compared using this FOM.
